Standard FPGA questions - state machines, hold/setup time etc.
Fpga Development Engineer Interview Questions
642 fpga development engineer interview questions shared by candidates
Walk me through the process of making an FPGA design.
I was asked to design a synchronous system that demonstrated a traffic light where there is a condition that the system should be fair and not starving any state.
How can you solve metastability problema in sampling process?
How many years of experience you have with VHDL
What exact model of FPGA did you use for your previous employer's solution?
How would you solve metastability issues in an FPGA design?
3. What are the best Constraints when you want to transmit signals between two FPGAs? Pass through Signals?
How is a mux created with a LUT.
How would you design an FPGA to prevent bit flipping in a space radiation environment?
Viewing 21 - 30 interview questions
See Interview Questions for Similar Jobs
Asic Design Verification EngineerSenior Asic Design EngineerSenior Fpga Design EngineerSenior Asic Fpga Design EngineerVerification EngineerSenior Fpga EngineerSystems Design EngineerFpga Design EngineerSenior Hardware Design EngineerDesign Verification EngineerHardware Asic Design EngineerFpga DeveloperDigital Ic Design EngineerVlsi Design EngineerDigital Asic Design EngineerHardware Design EngineerSenior Dft EngineerVlsi Engineer