(Unexpected) What the types of caches?
Senior Design Verification Engineer Interview Questions
32 senior design verification engineer interview questions shared by candidates
Can you tell me how do you verify your block ?
A rudimentary sort of #s in PERL, no design verification questions.
A question about managing branching methodology when dealing with IP cores.
Implement Coverage for given scenario
Timing analysis calculation for a digital block -
A packet with address, and data. The address range is split into 4 regions. Create a class that will generate 100 packets and cover all possible ranges.
They asked about the design verification process, UVM concepts and coverage.
Difference Between Associative array and Dynamic Arrya
See above. All questions are from daily work.
Viewing 1 - 10 interview questions
See Interview Questions for Similar Jobs
Design Verification EngineerSenior Physical Design EngineerSenior Vlsi Design EngineerSenior Asic Physical Design EngineerSenior Asic Fpga Design EngineerSenior Dft EngineerSenior Asic Verification EngineerFpga Development EngineerVlsi Design EngineerSenior Asic Design EngineerPhysical Design EngineerStaff Physical Design EngineerSystems Design EngineerDesign VerificationSenior Hardware Design EngineerHardware Design EngineerAsic Physical Design EngineerVerification Manager